# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.





### UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/751,528	12/29/2000	Leslie E. Cline	42390P10231	8822
8791	7590 09/03/2004		EXAM	INER
BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD			CONNOLLY, MARK A	
SEVENTH FL			ART UNIT	PAPER NUMBER
LOS ANGELI	ES, CA 90025-1030		2115	

DATE MAILED: 09/03/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	OF			
	09/751,528	CLINE ET AL.				
Office Action Summary	Examiner	Art Unit				
	Mark Connolly	2115				
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet w	ith the correspondence address	5			
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a relif NO period for reply is specified above, the maximum statutory perion.  - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the main earned patent term adjustment. See 37 CFR 1.704(b).	1.  1.136(a). In no event, however, may a eply within the statutory minimum of thind will apply and will expire SIX (6) MON tute, cause the application to become Al	reply be timely filed  ty (30) days will be considered timely.  NTHS from the mailing date of this commun  BANDONED (35 U.S.C. § 133).	iication.			
Status						
1)⊠ Responsive to communication(s) filed on <u>07</u>	June 2004.					
·_ ·	nis action is non-final.					
Disposition of Claims			-			
4) ☐ Claim(s) 1-29 is/are pending in the application 4a) Of the above claim(s) is/are withdrest is/are withdrest is/are allowed.  5) ☐ Claim(s) is/are allowed.  6) ☐ Claim(s) 1,2,4-10 and 12-29 is/are rejected.  7) ☐ Claim(s) 3 and 11 is/are objected to.  8) ☐ Claim(s) are subject to restriction and	awn from consideration.					
Application Papers						
9) The specification is objected to by the Examin	ner.					
10)☐ The drawing(s) filed on is/are: a)☐ ad	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.					
Applicant may not request that any objection to the	ne drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).				
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the	•		` '			
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a list	nts have been received. nts have been received in A iority documents have been au (PCT Rule 17.2(a)).	Application No  received in this National Stag	e			
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date	Paper No(	Summary (PTO-413) s)/Mail Date nformal Patent Application (PTO-152) 				

#### **DETAILED ACTION**

1. Claims 1-29 have been presented for examination.

#### Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1, 4, 6-9, 12, 14-19, 21, 23-27 and 29 are rejected under 35 U.S.C. 102(b) as being anticipated by Yamashita, Jap Pat No 09288527.
- 4. Referring to claim 1, Yamashita teaches the apparatus comprising:
  - a. a table to contain a plurality of entries, each entry including a frequency field and a voltage field [¶ 0014].
  - b. a register coupled to the table and having a selection field to select one of the plurality of entries. Although not explicitly taught, it is inherent that the register must exist in the Yamashita system. A frequency and voltage decision circuit selects from a table a compatible voltage and frequency on which the system should run [¶ 0006, 0009 and 0014]. In order to save this selection, the above register is required.
  - c. wherein each of the entries is to indicate an operationally permissible combination of frequency and voltage [¶ 0009].
- 5. Referring to claim 4, Yamashita teaches that the frequency is a processor frequency [¶ 0004].

Art Unit: 2115

- 6. Referring to claim 6, Yamashita teaches that the voltage is a processor voltage [¶ 0003-0004].
- 7. Referring to claim 7, although Yamashita does not explicitly teach the table being disposed in non-volatile memory, it is inherent that the table would be so that the contents would not be lost when the system is powered off.
- 8. Referring to claim 8, it is interpreted that the Yamashita system includes at least two entries because the system is making a selection and therefore would require more than one entry in order to necessitate that selection.
- 9. Referring to claim 9, Yamashita teaches the computer system comprising:
  - d. a clock generator to selectively output a clock signal at any of a plurality of selectable processor clock frequencies [¶ 0004].
  - e. a power supply to selectively output any of a plurality of selectable processor operating voltages [¶ 0009].
  - f. a table coupled to the clock generator and the power supply and containing a plurality of entries, each entry including a frequency field and a voltage field [¶ 0014].
  - a register coupled to the table and having a selection field to select one of the plurality of entries. Although not explicitly taught, it is inherent that the register must exist in the Yamashita system. A frequency and voltage decision circuit selects from a table a compatible voltage and frequency on which the system should run [¶ 0006, 0009 and 0014]. In order to save this selection, the above register is required.

Art Unit: 2115

- h. wherein the entries are each to contain values in the frequency and voltage fields that represent an operationally permissible combination of frequency and voltage [¶ 0009].
- 10. Referring to claims 12 and 14-16, these are rejected on the same basis as set forth hereinabove.
- 11. Referring to claim 17, Yamashita teaches the method comprising:
  - i. writing into a selection field of a register. Although not explicitly taught, it is inherent that the register must exist in the Yamashita system. A frequency and voltage decision circuit selects from a table a compatible voltage and frequency on which the system should run [¶ 0006, 0009 and 0014]. In order to save this selection, it is required that the selection would need to be written into the above register.
  - j. using a content of the selection field to select one of a plurality of entries in a table, each entry having a frequency field and a voltage field containing indicators of operationally permissible values for frequency and voltage [¶ 0009].
- 12. Referring to claims 18 and 19, Yamashita teaches indicating a processor frequency and voltage [¶ 0014].
- 13. Referring to claim 21, Yamashita teaches that the selected frequency is the processor clock [¶ 0004].
- 14. Referring to claims 23 and 24, Yamashita teaches that the voltage is a processor voltage [¶ 0003-0004].
- 15. Referring to claim 25, Yamashita teaches selecting a frequency and voltage that produce a combination that is operable in the processor [¶ 0006 and 0009].

Application/Control Number: 09/751,528

Art Unit: 2115

16. Referring to claims 26, 27 and 29, Yamashita teaches the method and therefore teaches the instructions stored on a machine-readable medium to be executed on a processor performing the method.

#### Claim Rejections - 35 USC § 103

- 17. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 18. Claims 2, 5, 10, 13, 20, 22 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamashita as applied to claims 1, 4, 6-9, 12, 14-19, 21, 23-27 and 29 above.
- 19. Referring to claim 2, although Yamashita teaches a register to select one of a plurality of entries, it is not explicitly taught that the register also has a limit field to specify how many entries are selectable. In summary, Yamashita does not explicitly teach a means to enable only certain entries. Yamashita does though explicitly teach that as a battery discharges, the clock frequency and/or voltage must be reduced [¶ 0020-0022]. This is because high voltage and high frequency operation becomes infeasible as supply power diminishes. Therefore it would have been obvious to one of ordinary skill in the art to include a limit field into the Yamashita system because it would provide a means for the system to limit the selectable entries to only those that are compatible with the current battery power supply.
- 20. Referring to claim 5, although Yamashita teaches providing data for specifying a frequency for a processor, the format of that frequency specifying data is not explicitly

Application/Control Number: 09/751,528

Art Unit: 2115

taught. It would have been obvious to provide a multiplier as to indicate a processor frequency because it is well known in the art and common practice that processors typically operate at a faster rate than the system buses and processor frequencies are specified as a multiple of those internal bus clocks through a multiplier factor.

21. Referring to claims 10, 13, 20, 22 and 28, these are rejected on the same basis as set forth hereinabove.

#### Allowable Subject Matter

22. Claims 3 and 11 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mark Connolly whose telephone number is (703) 305-7849. The examiner can normally be reached on M-F 8AM-5PM (except every first Friday).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C Lee can be reached on (703) 305-9717. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2115

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PHONE NUMBERS WILL CHANGE COME MID-OCTOBER.

Mark Connolly (571) 272-3666

Thomas C Lee (571) 272-3667

Tech Center Main Number (571) 272-2100

Mark Connolly Examiner Art Unit 2115

mc August 26, 2004

VTHOMAS LES

TECHNOLOGY CENT.